A Performance Analysis for Microprocessor Architectures
نویسندگان
چکیده
In this paper, we selected three different CPU architectures for performance analysis: single-core, dualcore and hyper-threading CPU’s. Four kinds of operations are executed on these architectures. After analyzing all the data, we found that the single-core and dual-core act as usually expected: the execution times of combined operations are very close to the sum of that of compounding operations. In contrast, the hyper-threading CPU shows better performance when each thread performs specific operations, rather than mixed operations. Key–Words: CPU architectures, performance analysis, multi-threading
منابع مشابه
Reliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کاملChapter 7 Workloads for Programmable Network Interfaces
Network equipment vendors are increasingly incorporating a programmable microprocessor on network interfaces to meet the performance and functionality requirements of present and emerging applications in parallel with market demand. This study identifies some properties of programmable network interface (PNI) workloads and their execution characteristics on modern high-performance microprocesso...
متن کاملNon - Preemptive Scheduling of Real - Time Threads onMulti - Level - Context
The rapid progress in high-performance microprocessor design has made it diicult to adapt real-time scheduling results to new models of microprocessor hardware, thus leaving an unfortunate gap between real-time scheduling theory and its practice. In light of current and expected trends in commercial microprocessor architecture design, it is therefore important to make a qualitative assessment o...
متن کاملTowards a Time-predictable Dual-Issue Microprocessor: The Patmos Approach
Current processors are optimized for average case performance, often leading to a high worst-case execution time (WCET). Many architectural features that increase the average case performance are hard to be modeled for the WCET analysis. In this paper we present Patmos, a processor optimized for low WCET bounds rather than high average case performance. Patmos is a dualissue, statically schedul...
متن کاملCompile-Time Scheduling of Real-Time Threads on Multi-Level-Context Architectures
Extended Abstract Most modern microprocessor architectures are endowed with such mechanisms as caches and instruction pipelines whose temporal behavior are very hard to predict a priori. Despite many recent successful attempts to model the behavior of these mechanisms 1{4], real-time scheduling research has not been able to keep pace with the progress in microprocessor design. This has led to a...
متن کامل